Figure 9-1 Block Diagram of Static RAM Table 9-1 Truth Table for Static RAM




Figure 9-2 Functional Equivalent of a Static RAM Cell







Figure 9-3 Block Diagram of 6116 Static RAM



## Figure 9-4 Read Cycle Timing






(b) with address stable,  $\overline{OE} = 0$ ,  $\overline{WE} = 1$ 

**Table 9-2 Timing Specifications for Two Static CMOS RAMs** 


Parameter	Symbol	6116-2		43258A-25	
		min	max	min	max
Read Cycle Time	t <sub>RC</sub>	120	_	25	_
Address Access Time	$t_{AA}$	_	120	_	25
Chip Select Access Time	t <sub>ACS</sub>	_	120	_	25
Chip Selection to Output in Low Z	t <sub>CLZ</sub>	10	_	3	_
Output Enable to Output Valid	t <sub>OE</sub>	_	80	_	12
Output Enable to Output in Low Z	t <sub>OLZ</sub>	10	_	0	_
Chip deselection to Output in high Z	t <sub>CHZ</sub>	10*	40	3*	10
Chip Disable to Output in High Z	t <sub>OHZ</sub>	10*	40	3*	10
Output Hold from Address Change	t <sub>OH</sub>	10	_	3	_
Write Cycle Time	$t_{WC}$	120	_	25	_
Chip Selection to End of Write	$t_{CW}$	70	_	15	_
Address Valid to End of Write	$t_{AW}$	105	_	15	_
Address Set Up Time	t <sub>AS</sub>	0	_	0	_
Write Pulse Width	$t_{WP}$	70	_	15	_
Write Recovery Time	$t_{WR}$	0	_	0	_
Write Enable to Output in High Z	$t_{ m WHZ}$	10*	35	3*	10
Data Valid to End of Write	$t_{DW}$	35	_	12	_
Data Hold from End of Write	t <sub>DH</sub>	0	_	0	_
Output Active from End of Write	$t_{OW}$	10	_	0	_

<sup>\*</sup>estimated value, not specified by manufacturer

Figure 9-5 WE-controlled Write Cycle Timing (OE=0)



# Figure 9-6 CS-Controlled Write Cycle Timing (OE=0)



### Figure 9-7 Simple Memory Model

```
library IEEE;
use IEEE.std logic 1164.all;
library BITLIB;
use BITLIB.bit pack.all;
entity RAM6116 is
    port(Cs b, We b: in bit;
         Address: in bit vector(7 downto 0);
         IO: inout std logic vector(7 downto 0));
end RAM6116;
architecture simple ram of RAM6116 is
    type RAMtype is array(0 to 255) of std logic vector(7 downto 0);
    signal RAM1: RAMtype:=(others=> (others=>'0')); -- Initialize all bits to '0'
begin
    process
    begin
         if Cs b = '1' then IO <= "ZZZZZZZZ";
                                                             -- chip not selected
         else
              if We b'event and We b = '1' then
                                                 -- rising-edge of We_b
                   RAM1(vec2int(Address'delayed)) <= IO; -- write
                  wait for 0 ns;
                                                             -- wait for RAM update
              end if;
              if We b = '1' then
                  IO <= RAM1(vec2int(Address));</pre>
                                                            -- read
              else IO <= "ZZZZZZZZ";
                                                             -- drive high-Z
              end if;
         end if;
         wait on We_b, Cs_b, Address;
    end process;
end simple ram;
```

Figure 9-8 Block Diagram of RAM System





Figure 9-9 SM Chart of RAM System



### Figure 9-10(a) Tester for Simple Memory Model

```
library ieee;
use ieee.std logic 1164.all;
library bitlib;
use bitlib.bit pack.all;
entity RAM6116 system is
end RAM6116_system;
architecture RAMtest of RAM6116 system is
     component RAM6116 is
         port(Cs_b, We_b: in bit;
              Address: in bit vector(7 downto 0);
              IO: inout std logic vector(7 downto 0));
     end component RAM6116;
     signal state, next state: integer range 0 to 3;
     signal inc_adrs, inc_data, ld_data, en_data, Cs_b, clk, done: bit;
     signal We b: bit := '1';
                                                           -- initialize to read mode
     signal Data: bit vector(7 downto 0);
                                                           -- data register
     signal Address: bit vector(7 downto 0);
                                                          -- address register
     signal IO: std logic vector(7 downto 0);
                                                           -- I/O bus
begin
     RAM1: RAM6116 port map(Cs b, We b, Address, IO);
     control: process(state, Address)
     begin
          --initialize all control signals (RAM always selected)
         Id_data<='0'; inc_data<='0'; inc_adrs<='0'; en_data <='0';</pre>
          done <= '0'; We b <= '1'; Cs b <= '0';
```

### Figure 9-10(b) Tester for Simple Memory Model

```
--start SM chart here
         case (state) is
              when 0 => | Id | data <= '1'; | next | state <= 1;
              when 1 => inc data <= '1'; next state <= 2;
              when 2 = > We b <= '0'; en data <= '1'; inc adrs <= '1';
              when 3 => if (Address = "00001000") then done <= '1';
                                  else next state <= 0;
                             end if;
         end case;
    end process control;
    -- The following process is executed on the rising edge of a clock.
    register update: process
    begin
         wait until clk = '1';
         state <= next state;
         if (inc data = '1') then data <= int2vec(vec2int(data)+1,8); end if;
         if (Id data = '1') then data <= To bitvector(IO); end if;
         if (inc adrs = '1') then
              Address <= int2vec(vec2int(Address)+1,8) after 1 ns;
                        -- delay added to allow completion of memory write
         end if;
    end process register update;
    -- Concurrent statements
    clk <= not clk after 100 ns:
    IO <= To StdLogicVector(data) when en data = '1' else "ZZZZZZZZZ";
end RAMtest;
```

### Figure 9-11(a) VHDL Timing Model for 6116 Static CMOS RAM

```
-- memory model with timing (OE b=0)
library ieee;
use ieee.std logic 1164.all;
library bitlib;
use bitlib.bit pack.all;
entity static RAM is
generic (constant tAA: time := 120 ns;
                                          -- 6116 static CMOS RAM
    constant tACS:time := 120 ns;
                                      constant tCLZ:time := 10 ns;
    constant tCHZ:time := 10 ns;
                                      constant tOH:time := 10 ns;
    constant tWC:time := 120 ns;
                                      constant tAW:time := 105 ns;
    constant tWP:time := 70 ns;
                                      constant tWHZ:time := 35 ns;
    constant tDW:time := 35 ns;
                                      constant tDH:time := 0 ns;
    constant tOW:time := 10 ns);
port (CS_b, WE_b, OE_b: in bit;
    Address: in bit vector(7 downto 0);
    Data: inout std logic vector(7 downto 0) := (others => 'Z'));
end Static_RAM;
architecture SRAM of Static RAM is
type RAMtype is array(0 to 255) of bit vector(7 downto 0);
signal RAM1: RAMtype := (others => (others => '0'));
```

## Figure 9-11(b) VHDL Timing Model for 6116 Static CMOS RAM

```
begin
    RAM: process
    begin
         if (rising edge(WE b) and CS b'delayed = '0')
                   or (rising edge(CS b) and WE b'delayed = '0') then
              RAM1(vec2int(Address'delayed)) <= to bitvector(Data'delayed); -- write
              Data <= transport Data'delayed after tOW; -- read back after write
               -- Data'delayed is the value of Data just before the rising edge
         end if;
         if falling edge(WE b) and CS b = '0' then
                                                              -- enter write mode
              Data <= transport "ZZZZZZZZ" after tWHZ;
         end if;
         if CS b'event and OE b = '0' then
              if CS b = '1' then
                                                              -- RAM is deselected
                   Data <= transport "ZZZZZZZZ" after tCHZ;
              elsif WE b = '1' then
                                                              -- read
                   Data <= "XXXXXXXXX" after tCLZ;
                   Data <= transport to stdlogicvector(RAM1(vec2int(Address)))
                       after tACS;
              end if:
         end if;
         if Address'event and CS b = '0' and OE b = '0' and WE b = '1' then -- read
                   Data <= "XXXXXXXXX" after tOH;
                   Data <= transport to stdlogicvector(RAM1(vec2int(Address)))
                       after tAA;
         end if;
         wait on CS_b, WE_b, Address;
    end process RAM;
```

## Figure 9-11(c) VHDL Timing Model for 6116 Static CMOS RAM

```
check: process
    begin
         if NOW /= 0 ns then
              if address'event then
                   assert (address'delayed'stable(tWC)) -- tRC = tWC assumed
                       report "Address cycle time too short" severity WARNING;
              end if;
    -- The following code only checks for WE b controlled write:
              if rising edge(WE b) and CS b'delayed = '0' then
                   assert (address'delayed'stable(tAW))
                       report "Address not valid long enough to end of write"
                       severity WARNING;
                   assert (WE b'delayed'stable(tWP))
                       report "Write pulse too short"
                       severity WARNING;
                   assert (Data'delayed'stable(tDW))
                       report "Data setup time too short"
                       severity WARNING;
                   wait for tDH;
                   assert (Data'last event >= tDH)
                       report "Data hold time too short"
                       severity WARNING;
              end if;
         end if:
         wait on WE b, address, CS b;
    end process check;
end SRAM;
```


## Figure 9-12(a) VHDL Code for Testing the RAM Timing Model


```
library IEEE;
use IEEE.std logic 1164.all;
library BITLIB;
use BITLIB.bit pack.all;
entity RAM timing tester is
end RAM timing tester;
architecture test1 of RAM_timing_tester is
    component static RAM is
    port (CS_b, WE_b, OE_b: in bit;
         Address: in bit_vector(7 downto 0);
         Data: inout std logic vector(7 downto 0));
    end component Static RAM;
    signal Cs_b, We_b: bit := '1';
                                                         -- active low signals
    signal Data: std_logic_vector(7 downto 0) := "ZZZZZZZZZ";
    signal Address: bit_vector(7 downto 0);
```

## Figure 9-12(b) VHDL Code for Testing the RAM Timing Model


```
begin
    SRAM1: Static RAM port map(Cs b, We b, '0', Address, Data);
    process
    begin
         wait for 100 ns;
         Address <= "00001000";
                                                    -- write(2) with CS pulse
         Cs b \le 0'; We b \le transport 0' after 20 ns;
         Data <= transport "11100011" after 140 ns;
         Cs b <= transport '1' after 200 ns;
         We b <= transport '1' after 180 ns;
         Data <= transport "ZZZZZZZZ" after 220 ns;
         wait for 200 ns;
         Address <= "00011000";
                                                    -- RAM deselected
         wait for 200 ns;
         Address <= "00001000";
                                                    -- Read cycles
         Cs b <= '0';
         wait for 200 ns;
         Address <= "00010000";
         Cs b \le '1' after 200 ns;
         wait for 200 ns;
         Address <= "00011000";
                                                    -- RAM deselected
         wait for 200 ns;
    end process;
end test1;
```

## Figure 9-13 Test Results for RAM Timing Model







# Figure 9-14 Microprocessor Bus Interface



## Figure 9-15 Intel 486 Basic 2-2 Bus Cycle



## Figure 9-16 Intel 486 Basic 3-3 Bus Cycle



## Figure 9-17 Simplified 486 Bus Interface Unit





Figure 9-18 SM Chart for Simplified 486 Bus Interface



# Figure 9-19 486 Setup and Hold Time Specifications





Figure 9-20
486 Bus Timing Specifications for Address and Data Changes



## Figure 9-21(a) VHDL Model for 486 Bus Interface Unit

```
LIBRARY ieee:
use ieee.std logic 1164.all;
entity i486 bus is
    generic (-- These specs are for the i486DX 50
        constant t6 max:time:=12 ns;
                                    constant t10 min:time:=3 ns;
        constant t10 max:time:=12 ns;
                                    constant t11 max:time:=18 ns;
        constant t16 min:time:=5 ns;
                                    constant t17 min:time:=3 ns;
                                    constant t23 min:time:=3 ns);
        constant t22 min:time:=5 ns;
    port (--external interface
            abus: out bit vector(31 downto 0);
            dbus: inout std logic vector(31 downto 0) := (others => 'Z');
            w rb, ads b: out bit := '1'; rdy b, clk: in bit;
        --internal interface
            address, w data: in bit vector(31 downto 0);
            r data: out bit vector(31 downto 0); wr, br: in bit; std, done:out bit);
end i486 bus;
architecture simple 486 bus of i486 bus is
type state t is (Ti, T1, T2);
signal state, next state:state t:=Ti;
beain
-- The following process outputs the control signals and address of the processor during a
```

- -- read/write operation. The process also drives or tristates the databus depending on the
- -- operation type. During the execution of a read/write operation, the done signal is low.
- -- When the bus is ready to accept a new request, done is high.

comb logic: process

### Figure 9-21(b) VHDL Model for 486 Bus Interface Unit

#### begin

```
std <= '0';
case (state) is
    when Ti=> done<='1':
         if (br = '1') then next state \leq T1;
         else next state <= Ti;
         end if;
         dbus <= transport (others =>'Z') after t10 min;
    when T1=> done <= '0';
         ads_b <= transport '0' after t6_max; w_rb <= transport wr after t6_max;
         abus <= transport address after t6 max;
         dbus <= transport (others =>'Z') after t10 min; next state <= T2;
    when T2 = >
         ads b <= transport '1' after t6 max;
         if (wr = '0') then
                                                     -- read
              if (rdy b = '0') then
                   r data <= to bitvector(dbus); std <= '1'; done <= '1';
                   if (br = '0') then next_state <= Ti;</pre>
                   else next state <= T1;
                   end if;
              else next state <= T2;
              end if:
         else -- write
              dbus <= transport to stdlogicvector(w data) after t10 max;
              if (rdy b = '0') then
                   done<='1';
                   if (br = '0') then next state <= Ti;
```

## Figure 9-21(c) VHDL Model for 486 Bus Interface Unit

```
else next state <= T1;
                     end if:
                else next state <= T2;
                end if;
            end if;
    end case;
    wait on state, rdy b, br, dbus;
end process comb logic;
--The following process updates the current state on every rising clock edge
seq logic: process(clk)
begin
    if (clk = '1') then state <= next state; end if;
end process seg logic;
--The following process checks that all setup and hold times are met for all incoming control
-- signals. Setup and hold times are checked for the data bus during a read only.
wave check: process (clk, dbus, rdy_b)
    variable clk last rise:time:= 0 ns;
begin
    if (now /= 0 ns) then
        if clk'event and clk = '1' then
                                              -- check setup times
            --The following assert assumes that the setup for RDY
            -- is equal to or greater than that for data
            assert (rdy b /= '0') OR (wr /= '0') OR
                (dbus'last event >= t22 min)
                report "i486 bus:Data setup too short"
```

## Figure 9-21(d) VHDL Model for 486 Bus Interface Unit

```
severity WARNING;
              assert (rdy b'last event >= t16 min)
                   report "i486 bus:RDY setup too short"
                   severity WARNING;
              clk last rise := NOW;
         end if;
                                                     -- check hold times
         if (dbus'event) then
              -- The following assert assumes that the hold for RDY
              -- is equal to or greater than that for data
              assert (rdy_b /= '0') OR (wr /= '0') OR
                        (now - clk last rise >= t23 min)
                   report "i486 bus:Data hold too short"
                   severity WARNING;
         end if;
         if (rdy b'event) then
              assert (now - clk last rise >= t17 min)
              report "i486 bus: RDY signal hold too short"
              severity WARNING;
         end if;
    end if:
end process wave check;
end simple 486 bus;
```

## Figure 9-22 486 Bus Interface to Static Ram System






Figure 9-23 Signal Paths for Memory Read




## Figure 9-24 Memory Controller SM Chart for Read Cycles



# Figure 9-25 Chip Select Timing for Write to RAM

bus state	T1	→——20ns <i>—</i> T2		T2	Тх	
		12ns 1 <del>≁</del> t10max <del>≁</del>   <del></del>	l2ns t <sub>DW</sub> —∣	-	l <del>-</del> t10r	<sub>nin</sub> (3ns)
data to RAM			VALIC	)		
CS (a)		4ns	s <b>→</b>	_		t <sub>cc</sub> > 3ns
		too				
CS (b)		t <sub>cc</sub> ≥ 4n	s 🗕 📑	-		

## Figure 9-26 SM Chart of Memory Controller



## Figure 9-27(a) VHDL Code for Memory Controller

## Figure 9-27(b) VHDL Code for Memory Controller

#### begin

```
process(state,ads b,w rb,cs1)
    begin
    new cs b \le 1'; new rdy b \le 1'; new we b \le 1';
         case state is
              when 0 \Rightarrow if ads b = '0' and cs1 = '1' then next state <math>\leq 1;
                             else nextstate <= 0;
                             end if;
              when 1 =  new cs b < = '0'; nextstate < = 2;
              when 2 \Rightarrow if w rb = '1' then new cs b <= '1';
                             else new cs b \le 0;
                             end if:
              new rdy b \le 0'; nextstate \le 0;
         end case;
    end process;
    process(clk)
    begin
         if clk = '1' then state <= nextstate; end if;
    end process;
    we_b <= not w_rb after delay;
    cs b <= new cs b after delay;
    rdy b <= new rdy b after delay;
end behave1;
```

### Figure 9-28(a) VHDL Code for 486 Bus System Test Module

```
-- Tester for Bus model
library BITLIB;
use BITLIB.bit pack.all;
use std.textio.all;
entity tester is
     port (address, w data: out bit vector(31 downto 0);
          r data: in bit vector(31 downto 0);
          clk, wr, br: out bit;
          std, done: in bit := '0');
end tester;
architecture test1 of tester is
     constant half period: time := 10 ns;
                                                             -- 20 ns clock period
     signal testclk: bit := '1';
begin
     testclk <= not testclk after half period;
     clk <= testclk after 1 ns;
                                                             -- Delay bus clock
     read test file: process(testclk)
          file test file: text open read mode is "test2.dat";
          variable buff: line;
          variable dataint, addrint: integer;
          variable new wr, new br: bit;
```

## Figure 9-28(b) VHDL Code for 486 Bus System Test Module

```
begin

if testclk = '1' and done = '1' then

if std = '1' then
```

```
if std = '1' then
               assert dataint = vec2int(r data)
                    report "Read data doesn't match data file!"
                    severity error;
          end if;
          if not endfile(test_file) then
               readline(test file, buff);
               read(buff, new br);
               read(buff, new wr);
               read(buff, addrint);
               read(buff, dataint);
               br <= new br;
               wr <= new wr;
               address <= int2vec(addrint,32);</pre>
               if new wr = '1' and new br = '1' then
                    w data <= int2vec(dataint,32);</pre>
               else w_data <= (others => '0');
               end if;
          end if;
     end if;
     end process read_test_file;
end test1;
```

### Figure 9-29(a) VHDL Code for Complete 486 Bus System with Static RAM

```
library IEEE;
use IEEE.std logic 1164.all;
entity i486 bus sys is
end i486 bus sys;
architecture bus sys bhy of i486 bus sys is
COMPONENTS
component i486 bus
    port ( --external interface
        abus: out bit_vector(31 downto 0); dbus: inout std_logic_vector(31 downto 0);
        w rb, ads b: out bit; rdy b, clk: in bit;
            --internal interface
        address, w data: in bit vector(31 downto 0);
        r data: out bit vector(31 downto 0); wr, br: in bit; std, done:out bit);
end component;
component static RAM
    generic (constant tAA,tACS,tCLZ,tCHZ,tOH,tWC,tAW,tWP,tWHZ,tDW,tDH,tOW: time);
    port ( CS b, WE b, OE b: in bit;
       Address: in bit vector(7 downto 0); Data: inout std logic vector(7 downto 0));
end component;
component memory control
           clk, w_rb, ads b, cs1: in bit;
    port(
    rdy b, we b, cs b: out bit);
end component;
```

### Figure 9-29(b) VHDL Code for Complete 486 Bus System with Static RAM

```
component tester
           address, w data: out bit vector(31 downto 0);
    port (
        r data: in bit vector(31 downto 0);
        clk, wr, br: out bit;
        std, done: in bit);
end component;
               SIGNALS
constant decode_delay: time := 5 ns;
    constant addr decode: bit vector(31 downto 8) := (others => '0');
    signal cs1: bit;
    -- signals between tester and bus interface unit
    signal address, w data, r data: bit vector(31 downto 0);
    signal clk, wr, br, std, done: bit;
    -- external 486 bus signals
    signal w rb, ads b, rdy b: bit;
    signal abus: bit vector(31 downto 0);
    signal dbus: std_logic_vector(31 downto 0);
    -- signals to RAM
    signal cs b, we b: bit;
```

## Figure 9-29(c) VHDL Code for Complete 486 Bus System with Static RAM

#### begin

```
bus1: i486 bus port map (abus, dbus, w_rb, ads_b, rdy_b, clk, address,
                           w data, r data, wr, br, std, done);
   control1: memory_control port map (clk, w_rb, ads_b, cs1, rdy_b, we_b, cs_b);
   RAM32: for i in 3 downto 0 generate
       ram: static RAM
           generic map(25 ns, 25 ns, 3 ns, 3 ns, 3 ns, 25 ns,
                       15 ns,15 ns,10 ns,12 ns,0 ns,0 ns)
           port map(cs b, we b, '0', abus(7 downto 0), dbus(8*i+7 downto 8*i));
   end generate RAM32;
   test: tester port map(address, w_data, r_data, clk, wr, br, std, done);
-- Address decoder signal sent to memory controller
   cs1 <= '1' after decode_delay when (abus(31 downto 8) = addr_decode)
       else '0' after decode delay;
end bus_sys_bhv
```

Table 9-3 Test Data for 486 Bus System

br	wr	addr	Data	Bus action
0	1	7	23	Idle
1	1	139	4863	Write
1	1	255	19283	Write
1	0	139	4863	Read
1	0	255	19283	Read
0	0	59	743	Idle
1	0	139	4863	Read
1	1	139	895	Write
1	0	139	895	Read
1	1	2483	0	Bus hang

Figure 9-30. Test results for 486 bus system

